• HOME
• ABOUT US
  • Name Address
  • General Description
  • Governance
  • Academic Calendar
  • Degree Programmes
  • List of Programmes in English
  • General Admission and Registration Procedures
  • Credit Mobility and Recognition of Prior Learning
  • ECTS Credit Allocation
  • Academic Guidance
  • Contacts
• Degree Programmes
  • Third Cycle Programmes (Doctorate Degree)
  • Second Cycle Programmes (Master's Degree)
  • First Cycle Programmes (Bachelor's Degree)
  • Short Cycle Programmes (Associate's Degree)
• GENERAL INFORMATION FOR STUDENTS
  • Cost of Living
  • Accommodation
  • Meals
  • Medical Facilities
  • Facilities for Disabled Students
  • Insurance
  • Financial Supports
  • Student Affairs Office
  • Practical Information for International Students
  • Language Courses
  • Work Placement Possibilities
  • Sports, Social and Cultural Facilities
  • Student Associations and Clubs
  • About İzmir - Turkey
• INTERNATIONAL RELATIONS
  • International Relations Office
  • Registration Procedures
  • Agreements
  • Coordinators
  • Documents
  • List of Programmes in English
  • ECTS / DS Labels

Description of Individual Course Units

Course Unit Code Course Unit Title Type Of Course D U L ECTS EEL 4112 COMPUTER AIDED ELECTRONIC CIRCUIT ANALYSIS ELECTIVE 2 1 0 3

Offered By

Electronics Technology

Level of Course Unit

Short Cycle Programmes (Associate's Degree)

Course Coordinator

DOCTOR SINEM ÖLMEZ

Offered to

Electronics Technology Electronics Technology (Evening)

Course Objective

In this course, it is aimed to get qualifiedness and knowledge to do computer aided circuit analysis.

Learning Outcomes of the Course Unit

1   Be able to draw computer aided circuit schematics 2   Be able to simulate computer aided circuits 3   Be able to sort main analysis techniques of electronic circuit simulation program 4   Be able to select analysis method in electronic circuit analysis 5   Be able to correct faults of computer aided circuits

Mode of Delivery

Face -to- Face

Prerequisites and Co-requisites

None

Recomended Optional Programme Components

None

Course Contents

Week Subject Description 1 Introducing of simulation program 2 Introducing of simulation program 3 Introducing of simulation program 4 Simulations of basic circuits 5 Simulations of analog circuits 6 Simulations of digital circuits 7 Midterm Exam 8 Midterm Exam 9 DC operating point analyses 10 Applications of Transient analyses 11 Applications of Transient analyses 12 Applications of AC analyses 13 Applications of Monte Carlo Analyses 14 Applications of Worst-Case Analyses

Recomended or Required Reading

Electronic Workbench 5.1 & Multisim 2001, Abrurrahman Taşbaşı, Altaş Yayıncılık, 2004

Planned Learning Activities and Teaching Methods

1. Lecturing 2. Question - Answer

Assessment Methods

SORTING NUMBER SHORT CODE LONG CODE FORMULA 1 MTE MIDTERM EXAM 2 FN Final 3 FCG FINAL COURSE GRADE VZ*0.40 + FN* 0.60 4 RST RESIT 5 FCGR FINAL COURSE GRADE (RESIT) VZ*0.40 + BUT* 0.60 *** Resit Exam is Not Administered in Institutions Where Resit is not Applicable.

Further Notes About Assessment Methods

None

Assessment Criteria

Learning outcomes will be evaluated with midterm and final exam.

Language of Instruction

Turkish

Course Policies and Rules

It is compulsory to attend at least % 70 of theoretical part and % 80 of application part of the course. Every acts of cheating will be resulted with disciplinary investigation.

Contact Details for the Lecturer(s)

yesim.gunduzalp@deu.edu.tr

Office Hours

The appropriate office hours will be announced in the semester.

Work Placement(s)

None

Workload Calculation

Activities Number Time (hours) Total Work Load (hours) Lectures 12 2 24 Tutorials 12 1 12 Preparations before/after weekly lectures 12 2 24 Preparation for midterm exam 1 5 5 Preparation for final exam 1 10 10 Midterm 1 1 1 Final 1 1 1 TOTAL WORKLOAD (hours) 77

Contribution of Learning Outcomes to Programme Outcomes

PO/LO PO.1 PO.2 PO.3 PO.4 PO.5 PO.6 PO.7 PO.8 PO.9 PO.10 PO.11 PO.12 LO.1 1 1 1 1 1 1 1 1 LO.2 1 1 1 1 1 1 1 1 LO.3 1 1 1 1 1 1 1 1 LO.4 1 1 1 1 1 1 1 1 LO.5 1 1 1 1 1 1 1 1