• HOME
• ABOUT US
  • Name Address
  • General Description
  • Governance
  • Academic Calendar
  • Degree Programmes
  • List of Programmes in English
  • General Admission and Registration Procedures
  • Credit Mobility and Recognition of Prior Learning
  • ECTS Credit Allocation
  • Academic Guidance
  • Contacts
• Degree Programmes
  • Third Cycle Programmes (Doctorate Degree)
  • Second Cycle Programmes (Master's Degree)
  • First Cycle Programmes (Bachelor's Degree)
  • Short Cycle Programmes (Associate's Degree)
• GENERAL INFORMATION FOR STUDENTS
  • Cost of Living
  • Accommodation
  • Meals
  • Medical Facilities
  • Facilities for Disabled Students
  • Insurance
  • Financial Supports
  • Student Affairs Office
  • Practical Information for International Students
  • Language Courses
  • Work Placement Possibilities
  • Sports, Social and Cultural Facilities
  • Student Associations and Clubs
  • About İzmir - Turkey
• INTERNATIONAL RELATIONS
  • International Relations Office
  • Registration Procedures
  • Agreements
  • Coordinators
  • Documents
  • List of Programmes in English
  • ECTS / DS Labels

Description of Individual Course Units

Course Unit Code Course Unit Title Type Of Course D U L ECTS BIL 2005 DIGITAL ELEKTORNICS COMPULSORY 3 1 0 5

Offered By

COMPUTER TECHNOLOGY

Level of Course Unit

Short Cycle Programmes (Associate's Degree)

Course Coordinator

ASSOCIATE PROFESSOR SERDAR GÜNDOĞDU

Offered to

COMPUTER TECHNOLOGY

Course Objective

With this course, students, aimed to gain qualifications related to digital electronics.

Learning Outcomes of the Course Unit

1   Perform basic logic circuits 2   To work with integrated circuits. 3   To work with flip-flop circuits. 4   To work with counters. 5   To work with recorders.

Mode of Delivery

Face -to- Face

Prerequisites and Co-requisites

None

Recomended Optional Programme Components

None

Course Contents

Week Subject Description 1 Number systems and procedures related to number systems 2 Diagrams of logic gates and truth 3 The electrical properties of logic 4 Boolean math, simplification and digital circuit design 5 Karnaugh maps, and digital circuit design simplification 6 Encoders and decoders 7 Encoders and decoders 8 Data selectors and data distributors 9 Adders, subtractors and comparators 10 Multivibrators, digital circuit design, operating principles 11 Flip-flops, digital circuit design, operating principles 12 Flip-flops, digital circuit design, operating principles 13 Asynchronous and synchronous counters 14 Types and characteristics of recorders

Recomended or Required Reading

1. Materials to be used for the course will be provided by the lectures. 2. Mantık Devreleri (Sayısal Elektronik), Hüseyin Ekiz, Değişim Yayınları, 2010.

Planned Learning Activities and Teaching Methods

1. Lecture 2. Practice

Assessment Methods

SORTING NUMBER SHORT CODE LONG CODE FORMULA 1 MT MIDTERM 2 FINS FINAL EXAM 3 FCGR FINAL COURSE GRADE (RESIT) MT*0.40+FINS*0.60 4 RST RESIT 5 FCGR FINAL COURSE GRADE (RESIT) MT*0.40+RST*0.60 *** Resit Exam is Not Administered in Institutions Where Resit is not Applicable.

Further Notes About Assessment Methods

Success evaluation is calculated by taking 40% of the midterm exam and 60% of the final exam.

Assessment Criteria

The understanding degree of students to 5 learning outputs is evaluated by midterm and final exams.

Language of Instruction

Turkish

Course Policies and Rules

1.70% of participation in the courses is mandatory 2.All kinds of plagiarism (cheating) initiative, and the actual results in disciplinary action

Contact Details for the Lecturer(s)

Assoc. Prof. Dr. Serdar GÜNDOĞDU serdar.gundogdu@deu.edu.tr Tel: 0232 632 12 48 / 129

Office Hours

Monday: 11:00-12:00

Work Placement(s)

None

Workload Calculation

Activities Number Time (hours) Total Work Load (hours) Lectures 14 3 42 Labratory 14 1 14 Preparations before/after weekly lectures 14 3 42 Preparation for midterm exam 1 10 10 Preparation for final exam 1 15 15 Midterm 1 1 1 Final 1 1 1 TOTAL WORKLOAD (hours) 125

Contribution of Learning Outcomes to Programme Outcomes

PO/LO PO.1 PO.2 PO.3 PO.4 PO.5 PO.6 PO.7 PO.8 PO.9 PO.10 PO.11 PO.12 PO.13 PO.14 PO.15 LO.1 5 5 5 3 3 3 3 LO.2 5 5 5 3 3 3 3 LO.3 5 5 5 3 3 3 3 LO.4 5 5 5 3 3 3 3 LO.5 5 5 5 3 3 3 3