• HOME
• ABOUT US
  • Name Address
  • General Description
  • Governance
  • Academic Calendar
  • Degree Programmes
  • List of Programmes in English
  • General Admission and Registration Procedures
  • Credit Mobility and Recognition of Prior Learning
  • ECTS Credit Allocation
  • Academic Guidance
  • Contacts
• Degree Programmes
  • Third Cycle Programmes (Doctorate Degree)
  • Second Cycle Programmes (Master's Degree)
  • First Cycle Programmes (Bachelor's Degree)
  • Short Cycle Programmes (Associate's Degree)
• GENERAL INFORMATION FOR STUDENTS
  • Cost of Living
  • Accommodation
  • Meals
  • Medical Facilities
  • Facilities for Disabled Students
  • Insurance
  • Financial Supports
  • Student Affairs Office
  • Practical Information for International Students
  • Language Courses
  • Work Placement Possibilities
  • Sports, Social and Cultural Facilities
  • Student Associations and Clubs
  • About İzmir - Turkey
• INTERNATIONAL RELATIONS
  • International Relations Office
  • Registration Procedures
  • Agreements
  • Coordinators
  • Documents
  • List of Programmes in English
  • ECTS / DS Labels

Description of Individual Course Units

Course Unit Code Course Unit Title Type Of Course D U L ECTS EEL 4120 LOGIC CIRCUITS 2 COMPULSORY 3 1 0 5

Offered By

Electronics Technology

Level of Course Unit

Short Cycle Programmes (Associate's Degree)

Course Coordinator

DOCTOR SINEM ÖLMEZ

Offered to

Electronics Technology Electronics Technology (Evening)

Course Objective

In this course, it is aimed to get knowledge about combinational and sequential logic circuits.

Learning Outcomes of the Course Unit

1   Be able to define components of sequential circuits 2   Be able to analyze of sequential logical circuits 3   Be able to design of combinational logical circuits 4   Be able to design counter circuits 5   Be able to analyze of arithmetic logical circuits

Mode of Delivery

Face -to- Face

Prerequisites and Co-requisites

None

Recomended Optional Programme Components

None

Course Contents

Week Subject Description 1 Combinational logical circuit analysis 2 Combinational logical circuit design 3 Combinational logical circuit design 4 Encoders, Decoders 5 Multiplexers, Demultiplexers 6 Flip-flops 7 Flip-flops 8 Midterm Exam 9 Analysis of circuits with flip-flops 10 Analysis of circuits with flip-flops 11 Design of circuits with flip-flops 12 Synchronous counters 13 Asynchronous counters 14 Serial adder circuits 15 Serial adder circuits

Recomended or Required Reading

1) Sayısal Tasarım, Morris Mano, Literatür Yayıncılık, 2007 2) Dijital Mantık Devrelerinin Tasarımı, Birleşik devreler, Eşzamanlı Devreler, Hafızalı Devreler, Orhan Gazi, Seçkin Yayıncılık, 2012

Planned Learning Activities and Teaching Methods

1. Lecturing 2. Question - answer

Assessment Methods

SORTING NUMBER SHORT CODE LONG CODE FORMULA 1 MTE MIDTERM EXAM 2 FN Final 3 FCG FINAL COURSE GRADE VZ*0.40 + FN* 0.60 4 RST RESIT 5 FCGR FINAL COURSE GRADE (RESIT) VZ*0.40 + BUT* 0.60 *** Resit Exam is Not Administered in Institutions Where Resit is not Applicable.

Further Notes About Assessment Methods

None

Assessment Criteria

Learning outcomes will be evaluated with midterm and final exam.

Language of Instruction

Turkish

Course Policies and Rules

It is compulsory to attend at least % 70 of theoretical part and % 80 of application part of the course. Every acts of cheating will be resulted with disciplinary investigation.

Contact Details for the Lecturer(s)

sinem.olmez@deu.edu.tr

Office Hours

The appropriate office hours will be announced in the semester.

Work Placement(s)

None

Workload Calculation

Activities Number Time (hours) Total Work Load (hours) Lectures 14 3 42 Tutorials 14 1 14 Preparations before/after weekly lectures 14 3 42 Preparation for midterm exam 1 10 10 Preparation for final exam 1 18 18 Midterm 1 1 1 Final 1 1 1 TOTAL WORKLOAD (hours) 128

Contribution of Learning Outcomes to Programme Outcomes

PO/LO PO.1 PO.2 PO.3 PO.4 PO.5 PO.6 PO.7 PO.8 PO.9 PO.10 PO.11 PO.12 LO.1 1 1 1 1 1 1 1 LO.2 1 1 1 1 1 1 1 1 LO.3 1 1 1 1 1 1 1 1 LO.4 1 1 1 1 1 1 1 1 LO.5 1 1 1 1 1 1 1 1